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It has been previously shown that internal state assignments can 
be used for reducing the number of combinational elements in se- 
quential machines. In this paper it is shown that state assignments 
can also be employed for reducing the number of delay elements in 
such machines. This will be done for a "realization with PFM cir- 
cuits," which is a particular pulse-input fundamental-mode realiza- 
tion of a sequential machine. It will be shown that the existence 
of assignments which reduce the number of delay elements in ma- 
chines realized with PFM circuits is closely related to the existence 
of a "NNP pair" of partitions, that is, a partition with nonnegation 
property with respect to a partition with substitution property 
(Hartmanis). A general method will be given which selects the 
assignments which minimize the number of delay elements in realiza- 
tions with PFM circuits, but it will be outlined that this method 
can also be used for reducing the number of delay elements which are 
present in the feedback paths of synchronous machines. 
INTRODUCTION 
I t  is known that  internal  state assigments can be selected for re- 
ducing combinat ional  e ements in sequential switching machines (Hart- 
manis, 1961; Armstrong, 1962; Dolotta and MeCluskey, 1964). This is 
possible because in synthesizing a specific sequential  machine, the 
boolean functions and the corresponding minimal  expressions that  
represent the combinat ional  part of the machine depend on the code of 
internal states. 
In a previous paper (Gerace, 1965), it has been shown also that the 
number  of de]ay elements that are present in the structural mode l  of a 
pulse input fundamental mode sequential circuit (PF circuit, for short) 
depends on the internal state assignment. 
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In the present paper the problem of selecting assignments for reduc- 
ing delay elements in sequential machines will be treated with reference 
to a particular ealization of PF circuits, say for machines which are 
realized by a set of connected subcircuits (PFM circuits) that belong 
to a class of PF circuits. 
The problem thus tackled does not lack generality, since it will be 
evident that the method we are proposing for the reduction of the 
number of delay elements in a realization with PFM circuits can also 
be used for reducing delay elements present in feedback paths of syn- 
chronous machines. We refer to machine realizations with PFM circuits 
because their properties turn out to be interesting for practical realiza- 
tions. Gerace (1965, 1966) has shown that machines o realized are 
inherently free of critical races (Huffman, 1954 and 1955) and essential 
hazards (Unger, 1959), and given simple methods for obtaining hazard- 
free machine realizations with PFM circuits starting from the flow 
table of a synchronous machine. It has also been shown that since each 
PFM circuit can be decomposed into a combinational circuit and a 
flip-flop, or a "register element," the realization of a given machine 
with flip-flops or with register elements is found to have, for a given 
assignment, as many delay elements as the machine realized with PFM 
circuits. Hence the solution of the problem of selecting assignments for 
reducing the number of delay elements in machines realized with PFM 
circuits is also a solution for machines realized with flip-flops or with 
register elements, which are mostly used in engineering practice. 
In the present paper, the structure of machines realized with PF3/I 
circuits will be recalled, and necessary and suflieient conditions will be 
given for the reduction of one or more delay elements inmachines having 
this structure. We shall consider only completely specified machines. 
Furthermore, the possibility of state splitting is excluded; if, on the 
contrary, the state assignment problem is generalized as suggested by 
Hartmanis and Stearns (1962), the conditions we shall give are sufficient 
but not necessary. A new property of a partition on the set of the states 
of the machine, i.e., the nonnegation property (NNP) with respect o 
another partition, will be defined. It will be shown that the existence of 
assignments which reduce the number of delay elements in machines 
realized with PFM circuits is closely related to the existence of a parti- 
tion with NNP with respect o a partition having the substitution 
property (SP) defined by Hartmanis (1961). Moreover, a general 
method will be given for selecting all the state assignments which 
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mininfize the number of delay elements in machines realized with PFM 
circuits. 
I. MACHINE REALIZATION WITH PFM CIRCUITS 
In this section we recall arguments and methods discussed by Gerace 
(1965), which are closely connected to the present paper. 
A. PULSE INPUT SEQUENTIAL MACHINES 
Pulse input sequential machines are characterized by the fact that 
in all the input sequences any input I~ producing a next state, say Sh, 
is always followed by an null input Z0 which sets the machine in the 
stable state $t~. We have two major types of pulse input machines, 
namely, machines operating in synchronous mode (PS machines) and 
machines operating in fundamental mode (PF machines). As an ex- 
ample, the state table of a PS machine and that of a PF machine are 
shown in Figs. 1 and 2, respectively. While for PS machines no condition 
is required on the structure of the table portion corresponding to input 
states I~, for state tables of PF machines it is required that (i) any row 
contains at least one stable state entry, and (ii) any column contains, 
for each unstable state entry, one stable state entry with the same sym- 
bol. Such state tables will be called PF tables. Moreover in PS machines 
the succession of total states in the state table can occur slantwise, 
]o I1 L2 
4 ~ 2 3 
5 @ 7 6 
6 ~)  8 I 
7 @ 5 8 
8 (~ 6 3 
Fro. 1. State table for a PS machine 
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FIG. 
1 
2 
3 
4 
2. State table for a PF  machine 
]1 12 
I1 12 
20 
G 3 
(b) 
(a) 
FIG. 3. (a) State table for a synchronous machine; (b) state table for an asyn- 
chronous machine. 
whereas in PF machines this succession can occur only along rows and 
columns. Arrows in the state tables of Figs. 1 and 2 are examples of how 
the operating point moves in the two types of machines for subsequent 
changes I o - I1  and I i - I o  . 
It is evident hat the state table of a synchronous machine (Moore, 
1956; Mealy, 1955), as well as that of an asynchronous machine (Huff- 
man, 1954), can be transformed into the state table of the equivalent 
PS and PF machine, respectively. As an example, Fig. 3 shows the state 
tables of two machines which, when transformed, become the state 
tables in Figs. 1 and 2. 
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1 
2 
3 
4 
5 
6 
7 
8 
FIG. 4. The state table shown 
x 1°2 I°~ 1I 12 
O0 O1 11 10 
(1)1(1)1 3 6 
c2 ]Ig)p 4 J. 
(3)I(3)i 5 4 
i 
(4)1(4) J  2 3 
6 
8 
3 
in Fig. 1 where input states have been assigned 
It will be useful to recall some facts concerning the input state assign- 
ment for PS and PF machines. We call input pulse two subsequent 
changes, 0-1 and 1-0, of an input variable to which correspond changes 
Io-I~ and I~-IQ. Pulse input machines must have at least one pulse 
input, and may have level inputs. The change in a level input when no 
input pulse is present does not produce any change in the internal state. 
We suppose that level inputs may change only when no input pulse is 
present. 
Figure 4 shows the state table of the machine in Fig. 1, where input 
states have been assigned. Variable x0 corresponds to a pulse input, and 
variable x corresponds to a level input. Since with this assignment we 
have the null input state I0 coded by 00 and by 01, we draw (Fig. 4) an 
expanded table where two columns correspond to I0. 
B. PF  AND PFM CIRCUITS 
We are now ready to discuss the structure of a PF  mach ine  realized 
with PFh~ circuits, and  a method for obtaining this structure starting 
f rom the state table of a synchronous machine.  
DEF IN IT ION 1. Consider a sequential mach ine  whose  output state de- 
pends only on the present state. We shall say that the realization of this 
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z,--tZ,o ' Ill 
x~. ! I COMBINATIONAL o 
Xn: ' CIRCUIT m 
Ys ~ Y 
FIG. 5. The model for ~ PF circuit 
machine is a memory  c ircuit  if the number and the binary combination 
of the output-state variables always equal the number and the binary 
combination of the present-state variables. Let M be a sequential 
machine. We shall call "memory circuit of M"  the memory circuit having 
the same state table as M. 
The structural model of a PF circuit is shown in Fig. 5. Let a sequential 
machine have p distinct internal states; then yl ,  y~, " "  , y8 are the 
variables of the present state, and Y1, Y2, " "  , Y~ are the variables of 
the next state, s being the smallest integer such that s => log~ p. The 
model shows a set of external  inputs ,  xl  , x2,  • • • , x ,  , and a set of external  
outputs,  o~, o2 , . . . ,  o,~. Further it contains s internal  outputs,  
z~, z2, - . .  , z~, each of which may be connected to an in ternal  input  
d - z~, z = 1, 2, • • • , s, through a delay element D t. The internal outputs are 
the outputs from the memory circuit of the PF circuit, that is, zl = yl ,  
z2 = y2, • • • , z8 = y~. The duration of D t is such that, once an external 
input pulse is applied, no output change propagating through D'  can 
affect z~ before the PF circuit has reached the proper stable state. 
A PF circuit is said to be "normal" if no internal output is connected, 
through D',  to  the input; "se l f - concur rent"  otherwise. I f  a PF  circuit is 
normal, its structural model is found to be identical to that currently 
accepted for asynchronous circuits. 
DEFINITION 2. A PFM circuit is the memory circuit of a PF circuit 
which has two internal states. 
Evidently, a PFM circuit may be normal or self-concurrent. The 
models for such circuits are shown in Fig. 6. The equations which repre- 
sent the combinational part of a normal PFM circuit are 
Y = f~(y ,  I ) ;  z = y, (1) 
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xI"- i 4 COMBINATIONAL x~° I 
, z=y x~,,y't[~ x~, I _~ C IRCUIT  
COMBI NAIl ONAL z : y 
CIRCUIT 
(a) (b) 
FIG. 6, (a) The model for a normal PFiVi circuit; (b) the model for a self-con- 
current FFM circuit. 
and those for a self-concurrent PF~[  circuit are 
Y = f , (y,  I,  z~); z -- y, (2) 
where I denotes the set of external inputs. 
C. REALIZATION WITH PFM CIRCUITS 
DEFINITION 3. Consider a set ~ ------ {M1, M2, "..  , M~} of s PFNI 
circuits. We shall say that a circuit of e, say Mh, is a "successor" of 
another circuit of e, say M~, if an input of Mh is connected to the output 
of Mk, and we shall call Mk a "predecessor" of Mt~ • We shall say that n 
circuits (0 = n =< s) of e are concurrently operating and that the other 
m(m = s-n)  are operating in parallel if (i) each of the n circuits is a 
successor and each connection is made through a delay element D", 
(ii) each of the m circuits is not a successor, and (iii) the circuits of ¢ 
can all operate simultaneously when an external input pulse is applied. 
The duration of D" must be such that once an input pulse is applied, no 
output change propagating through D" can affect any input of Mh before 
the pulse is removed from the input of Mh. 
If  a PFR~ circuit of ~ is both self-concurrent and a predecessor, the 
above conditions on the duration of D '  and D" permit one to use a unique 
delay element D for connecting the output of Mk to the input of Mk as 
well as to the input of Mh. Thus, if q is the number of the normal circuits 
of ~ which are nonpredecessors, then the total number of delay elements 
in the circuits of ~ is s-q. 
I t  is evident that the above set e of s connected PF!Vi circuits cor- 
responds to a particular ealization of the memory circuit of a PF circuit 
that has s feedback loops. 
DEFINITIOi'~ 4. Let p denote the number of internal states of a se- 
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quential machine M, and s the smallest integer such that s _-> log2 p, 
i.e., s -- [log2 p]. We shall say that M is realized with PFM circuits if the 
memory circuit of M is realized by a set, ~, of s PF~ circuits, where n 
circuits (0 -< n -< s) of ~ are concurrently operating and the remaining 
circuits are operating in parallel. 
D. METHOD 
The possibility of realizing any synchronous mach ine  with PFM cir- 
cuits has been proved already, and a method  has been given to obtain 
this realization (Gerace, 1965). Before reporting this method,  we  shall 
make  some explanatory remarks. 
Let a PS  mach ine  MI  with p internal states be represented by  its state 
table. Then  by coding the internal states of M I  with s -- [log2 p] vari- 
ables, we  obtain s min imal  expressions for the next state variables 
Yi(i -- I, ... , s) of the machine. Because of the presence of the state 
table co lumn corresponding to the null state 10, every expression ob- 
tained for Yi will depend on the present state variable yi with the same i. 
Let us indicate with "PSM circuit" the memory circuit of a PS circuit 
having two internal states; then the equations that represent the com- 
binational part of a PSM circuit are 
Y -- f (y ,  I ) ;  z = y (3) 
where I denotes the set of external inputs. Thus, because of the de- 
pendence of any variable Y~ on the variable y~., the realization of M~ can 
be thought of as composed by a Set ¢ of s PSM circuits which can com- 
pute simultaneously their next state. Note that, in general, a circuit of 
can have as inputs both the external inputs of M1 and the outputs from 
the other circuits of ~. 
Now it can be observed that in Eqs. (1) and (2) for a PFM circuit, 
variable Y depends on y only through its uncomplemented form, since a 
PFM circuit must have a PF table (see Section I, A). Hence by a com- 
parison between Eq. (1), or (2), and (3) it can be seen that each PSM 
circuit of ¢ in which Y~ depends on y~ only through its uncomplemented 
form can be realized as a normal I)FM circuit having the same Y~-expres- 
sion, while each PSM circuit of ~ in which Y~ depends on 9~ can be 
realized as a self-concurrent PFM circuit simply replacing literals ~ by 
literaIs - d z~ in the Y~-expression of such PS~i circuit. 
Starting from the above reasoning, the following method leads to 
realize with PFM circuits any memory circuit of a synchronous circuit. 
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Ass. a Ass.~ 
1~0 0 0 1~0 0 0 
2 =0 I 0 2~0 i 0 
3~1 1 0 3~1 1 0 
4~1 0 0 4~1 0 0 
5~0 0 1 5~1 1 1 
6~0 l 1 6~1 0 1 
7~1 1 1 l >0  0 1 
8~1 0 1 8~1 0 1 
FIG. 7. Assignments for the machine in Fig. 4 
Given the state table of a synchronous machine with p internal states, 
we transform first this table into the table of the equivalent PS machine, 
then after coding the internal states by s = [log2 p] variables, we obtain 
s minimal expressions for Y~(i = 1, - • • , s) and s equations as zi = y~, 
that represent the memory circuits of the PS machine. Now in each ex- 
pression for Y~ we substitute variables ztJ for variables yh, with h ~ i, 
and each literal - ~ z  for literal ~7~, thus obtaining s pairs of equations 
( Y~, zi), each of them representing a PFM circuit which is constructed 
d-  separately. If variable z~ is present m any of the pairs of equations, then a 
delay element D~ is connected with the z~-output of the ith PFM circuit 
only if this circuit is normal. The output terminal of Di is denoted by 
d z~, and terminals of the PFM circuits and of the delays D~ labeled 
with the same symbols are directly connected. 
As an example, consider the state table of the synchronous machine in 
Fig. 3. First we transform this table into the table of the equivalent PS 
machine shown in Fig. 4, where inputs states are coded. Further, if we 
code the internal states of the table by the assignment a given in Fig. 7, 
we obtain the transition table in Fig. 8 and then the minimal expres- 
sions 
Y1 = ylXo "~ ylXXo "~ y12 (4) 
I72 = y22,o -t- ~2xo (5) 
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000 000 
010 010 
110 110 
100 100 
0.01 001 
011 011 
111 111 
101 101 
Ol 
000 
010 
I I0  
I00 
001 
011 
I I i  
i01  
I i  
I i 0  
I00  
001 
OlO 
I i i  
I01 
301 
] I I  
i0  
011 
OOC 
i00 :  
1101 
011 
000 
i01  
I i0  
Y~, Y2, Y3 
FIG. 8. Transition table for the machine in Fig. 4 obtained by assignment 
Ya = y32o -~ y3x ~ ~1~22xo + yly2y3 % yly2xxo (6) 
which, together with equations zl = y l ,  z~ = y2, and z~ = y3, represent 
the combinational portion of the memory circuit of the PS machine. 
Now in each expression for Y~, i = 1, 2, 3, we substitute variable ztJ 
for variable yr~, h ~ i, and literal - d ze for each literal ~7~. Thus we obtain 
three new expressions for the Y4's, each representing, together with equa- 
tion z~ = y~, a PFM circuit either normal or self-concurrent: 
-d  YI = y~2o %" ~dxxo -t- y12~ %" (y~zl ); z~ = yl (7) 
Y2 =- y2~0 -{- 2~x0 + (y~ d); z2 = y~ (8) 
-d -d -  d d d d -d -d  
Y3 = y3]~o -t- y3x + zl z2 XXo -t- zl z2 Y3 + zl z2 XXo -}- (z~ z2 ya) ; 
(9) 
z3 = y~ 
where terms in brackets have been added to eliminate static and "self- 
concurrential" hazards (Geraee, 1966). 
From Eqs. (7) - (9)  we see that the PFS/[ circuits represented by Eqs. 
(7) and (8) are self-concurrent, whereas the PFNI circuit represented by 
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z~, 
XB ~-  
xe-  
X0 o---~ 
X0e 
xe 
FIG. 9. The realization with PFiVI circuits obtained by assignment a for the 
memory circuit of the machine in Fig. 4. 
Eq. (9) is normal but not a predecessor. The block diagram of the realiza- 
tion with PF2V[ circuits is shown in Fig. 9. We see (Section I, C) that 
since there is only one normal PFM circuit which is not a predecessor, 
the total number of delay elements (s-q) is 2. 
Suppose now we have used assignment ~ (Fig. 7) and repeated the 
method. It  can be seen that in this case the total number of delay ele- 
ments is 3 because q = 0. Hence this number is depending on the selection 
of the internal assignments. 
E.  OUTPUT CIRCUIT 
Up to now we have considered only the realization with PF~[ circuits 
of the memory circuit of a machine. To realize a complete machine we 
have to consider also the output table. Two types of machines are pos- 
sible: machines where the outputs depend only on the internal state, and 
machines where the outputs depend also on the input state. 
234 GERACE AND GESTRI 
O0 
i O0 
2 10 
3 O1 
4 O0 
5 11 
6 O1 
7 11 
8 10 
O1 11 10 
(0  O0 O0 
10 10 10 
(1 [11 O1 
CO [10 [10 
l l  11 11 
C1 31 31 
I I  I i  I i  
10 10 lO 
01 , 02 
Fie. 10. Output table of the machine A having the state table in Fig. 4 
Consider a PS machine, A, of the first type which has the state table 
in Fig. 4 already considered and the output able shown in Fig. 10. It is 
easily seen that for a realization with PFM circuits we can connect out- 
puts z~, z=, and z3 of the PFM circuits directly to the inputs of the out- 
put circuit C. By using assignment a we obtain Eqs. (7)-(9) for the 
PFMcircuits, and for circuit C we have equations 
O1 : ZlZ3 -~ ZlZ2Z3 @ #lZ2#a 
02 ~ ZlZ2 -JF ~lZ3 
where variables y~ (see Fig. 10) have been replaced by variables z~. 
Hence, in the realization with PFM circuits of a machine M where the 
outputs depend only on the internal state, the totM number of delay 
elements is equal to that obtained by the same assignment for the 
memory circuit of M. 
Let us now consider aPS machine, B, of the second type which has the 
same state table as A and the output able given in Fig. 11. For a realiza- 
tion with PFM circuits, the connections between the outputs of the 
PlUM circuits and the inputs of circuit C can always be made through 
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X 
~' O0 
2 O0 
3 O0 
zl O0 
5 O0 
6 O0 
7 O0 
8 O0 
O0 
O0 
O0 
O0 
O0 
O0 
O0 
O0 
01 
11 
10 
01 
10 
11 
01 
11 
10 
01 
02 
/ 
1 /Y~ Y2 Y3 
0 0 0 0 
1 0 1 0 
1 1 1 0 
0 1 0 0 
0 0 0 t 
10 0 1 1 
11 1 1 1 
01 1 0 1 
FIG. 11. Output table of the machine B having the state table in Fig. 4 
delay elements. These delays prevent any input of C from possible 
changes due to the output change of a PFM circuit when a pulse input 
is sent simultaneously to the two circuits. I f  machine B is realized with 
PFM circuits and with assignment a, we obtain the structure shown in 
Fig. 12, where the total number of delay dements is found to be aug- 
mented with respect o that required for the memory circuit of B (Fig. 9). 
I t  is evident hat we can use, for the connections with C, the delay ele- 
ments existing in the structure of the memory circuit, and that we have 
to add a delay D only when a PFM circuit is normal and not a predeces- 
sor. Hence, for machine B the output network can be expressed by 
d d d d -d  d -d  
ol = z~ xo~ + z2 za x0 + ~2 z3 z0~ + zl z3 z0x (10) 
-d  d d -d  d d - -d  d 
02 = z2 z3 Xo q-" zl  z2 xo -t- z l  z~ XoX if- zl z2 xox q- 22~xo2. (11) 
We now show that if certain conditions are met, the connections from 
a PFM circuit to C can be made directly. I t  is evident hat the connection 
between a PFM circuit and C can be made directly if and only if for every 
change in the internal state of such a PFM circuit the outputs of C do 
not depend on this change. Since in any given machine the existence of 
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X 0 • 
X • 
X 0 • 
Z d 
• I 
y,l BI 
B2 
x 
Xoe 
C 
----o01 
------o02 
FIG. 12. t~ealization of the machine B obtained by assignment 
this condition depends on which internal variable assignment is made, we 
now examine whether in machine B this condition exists for assignment 
a. Moreover, since we are interested in determining whether delay D~ in 
Fig. 12 can be eliminated, we consider only the state changes in the 
PFM circuit B3. This will be made by examining the transition table in 
Fig. 8 and the output able in Fig. 11. From the transition table we deter- 
mine which vMue-eombinations of input variables z0, z, y~, y2, Ya make 
Y~ ~ y~. So we determine the input states of C for which Y~ ¢ ya, i.e., 
11110, 10000, 10011 and 10101, and in the output table we verify 
whether the outputs of C depend on the change in variable y3 in such in- 
put states. Let T1 be any of the input states determined above, and T2 be 
the input state differing from T1 in the value of variable y~. If states 
T~ and T~ produce identical outputs, and this occurs for every pair of 
states T~ and T~, then the outputs of C do not depend on the state 
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changes of the PFM circuit B3 ; therefore delay D3 can be suppressed. 
Since this fact occurs for the table in Fig. 11, Eqs. (10) and (11) now 
become 
d - d d-  -d -  
O1 = 22 XoX 't- 22 Z3Xo ~ 21 Z3ZoX ~- Z2 ZaXoZ 
-d  d -d  d - -d  d -d  - 
02 ~ Z2 Z3Xo "@ Zl Z2 2gO ~ Zl Z3X0X ~ Zl Z2 X0X ~-  Z2 X09J. 
II. ASSIGNMENTS FOR REDUCING DELAY ELEMENTS 
In the previous ection we have seen that for a given PS machine with 
p internal states and s = [log2 p] internal variables, a realization with s 
PFM circuits which requires s -q  delay elements can be obtained by the 
method in I, D if and only if there exists an assignment in s variables for 
which the following is true: 
1. The set of s PFM circuits contains a subset of q circuits being 
normal and nonpredecessors, and 
2. If the outputs of the machine depend on the input state, then these 
outputs don't depend on state changes in the q PFM circuits of the 
subset. 
Consider aPS machine and suppose that for agiven assignment we have 
realized this machine with a set of PFNI circuits according to the method 
in I, D. It  has been seen that if, and only if, the next state variable Y~ in 
the PS machine does not depend on the complemented form of the present 
state variable y~, the ith PFM circuit of the set is found to be normal. 
Further, if this circuit is normal but a nonpredecessor, Y~depends on 
y4 only through the uncomplemented form of y~ and each other next state 
variable of the machine does not depend on y~. Hence we can rewrite 
conditions 1. and 2. in terms of functional interdependence of internal 
variables of the PS machine. Finally, since such a dependence turns out 
to be identical to that existing in the synchronous machine from which 
the equivalent PS machine has been deduced (this dependence is not 
modified by the fact that in the state table of the synchronous machine 
no column exists which corresponds to the null input state I0), we can 
express the above conditions in terms of variable dependence for either 
a synchronous or PS machine. So the following statement is true: 
A sequential machine M with p internal states and s = [log2 p] internal 
variables can be realized with PFM circuits and s -q  delay elements 
following the method in I, D if, and only if, there exists an assignment in 
s variables for M such that: 
(i) there is a set of q present state variables yh, h = 1, 2, • - • , q, such 
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that the next state variable Yh depends on y~ only through its uncomple- 
mented form, and no other next state variable depends on yh • 
(if) if the outputs of M depend on the input state, then these outputs 
do not depend on the changes in variables y l ,  y2, • • • , yq • 
I t  can be observed that the necessity of this statement is true because 
in a "realization with PF3~ circuits" it is assumed (see Definitions 3 and 
4) that if an output of a PFM circuit is connected to an input of another 
PFM circuit, this is always done through a delay element. 
We now notice that if condition (if) is modified as follows: " the out- 
puts of M do not depend on the changes in variables y~, y2, • • • , yq ," 
then condition (i) and the modified condition (if) become sufficient but 
not necessary conditions to realize a Moore- or 3~[ealy-type synchronous 
machine where q delay elements can be eliminated in the feedback paths 
without modifying the behavior of the machine. This fact can easily be 
proved for a PS machine when this machine is considered as composed of 
a set ~ of PSM circuits as shown in Section I, D. In fact condition (i) 
means that the hth PSM circuit of ~ has a PF table and its output is 
connected to no input of any other PSM machine of ~. If, also, the modi- 
fied condition (if) is met, it is evident that the delay element in the 
Yh-y~ feedback path can be eliminated without changing the behavior 
of the over-all PS machine. The nonnecessity of the above conditions 
also is easily explained. In fact, if the output of the hth PSM circuit 
were connected to the input of another PSM circuit, then the delay 
element in the Y~-yh path could be eliminated if this latter circuit com- 
puted its next state independently from any change in y~,. The problem 
of searching assignments for minimizing delay elements in a synchronous 
machine will be treated in a more general way in another paper. 
I I I .  REALIZATION WITH s-1 DELAY ELEMENTS 
In the present section we discuss machine realizations with s-1 delay 
elements, that is, we deal with the statement of the previous ection in 
the case q = 1. The general case will be treated in the next section. First 
we consider machines where the outputs are only depending on the 
internal state, then machines where the outputs depend also on the input 
state. 
A. NNP PAIn 
Condition (i) in Section I I  implies that the set of variables 
yq+l, yq+2, " • • , y~ is a self-dependent subset of the set of s variables, 
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according to the definition given by Hartmanis (1961). We now recall 
some definitions by the same author for the partition on the set of states 
of a sequential machine M. 
DEFINITION 5. A partition ~r on the set S of states of M is a collection 
of disjoint subsets of S such that their union is S. 
DEFINITION 6. A partition 7r on the set S of states of M is a partition 
with substitution property (SP) for M, if for any two states a and b 
which belong to the same block of ~r and for any input [ states Ia and 
Ib are contained in the same block of ~r. 
In the following the algebraic properties of partitions and the argu- 
ments expounded by IIartmanis (1961) are supposed to be known. We 
denote by #(~r) the number of distinct blocks of ~r and by n(Tr) the 
number of distinct states in the largest block in ~r. Further we call "binary 
partition" a partition with two blocks. 
We shall now define the nonnegation property of a binary partition 
with respect to another partition. As will be seen later, the existence of a 
binary partition with this property with respect o another partition is 
closely related to the existence of an assignment such that a next state 
variable Y¢ depends on the present state variable y¢ only through its 
uncomplemented form. 
DEFINITION 7. A binary partition 7r* = {A; B} on the set of states of a 
sequential machine M is said to have the nonnegation property (NNP)  
with respect o a partition 7r for M, if for each block K of ~r and for any 
pair of states a and b such that a C K /~ A, b C K /~ B, no input state I
exists for which both the relations Ia C B and Ib C A are true. 
As an example, let us consider the machine that has the state table 
shown in Fig. 13(a). By the NNP definition it is easily seen that for this 
machine the partition ~rl = 11--~; 2~} has the NNP with respect o the 
partition ~r = { 1,2; 3---~}, while partition ~r2 = {]-~,4; )-~,3} has not. An as- 
signment which makes use of the partitions 7rl and ~ is shown in Fig. 
13(b); variable yl is assigned to distinguish between the blocks of ~rl. 
The corresponding transition table is shown in Fig. 13(b), and the re- 
sulting expressions for the next-state variables are 
YI = F,f/2 -~ x(yl  2c y2) 
Y~ = xyl + x(92 -t- 91Y2). 
I t  is seen that $~ does not appear in the expression for Y~. This is a general 
result, as it is seen from the following theorem where the conditions for the 
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Yl 
1----- 0 
2--~- 1 
3 ---~0 
4 ~-~- 1 
o 1(EV 
0 11 11 
1 00 11 
1 O1 10 
(a) (b) 
F~G. 13. Example  of an assignment using the NNP partition 
existence of an assignment which satisfies condition (i) for the ease q -- 1 
are given in terms of partitions. 
TH~ORE~ I. For a sequential machime M which has p states, 8 = [log~ p] 
internal variables, and the outputs depending only in the internal state, an 
internal assignment which leads to realizing M with PFM circuits and s-1 
delay elements exists if and only if both the following conditions hold. 
(a) there is a partition ~r with SP for M such that [log2 ~(~r)] = s- l ;  
(b) there is a binary partition 7r* for M with NNP with respect o ~r and 
such thal 7r*. ~r = O. 
Proof: Condition (a) is the necessary and sufficient condition for the 
existence of an assignment with a self-dependent subset of s-1 variables, 
say {y~}, where l = 2, 3, . . .  , s, as was shown by t Iartmanis (1961). If 
we suppose we have a binary partition ~r*, and we assign variable yl to 
distinguish between the two blocks of ~r*, then we obtain a complete 
assignment for M because ~r .Tr = 0. We must now show that the 
existence in 7r* of the NNP with respect o ~r is the necessary and suffi- 
cient condition for variable Yx to depend on variable yl only through the 
uncomplemented form of yl • If  this is found to be true, then the theorem 
is proved by means of the statement in Section I I .  Suppose that 7r* has 
the NNP with respect to ~r and that Y~ depends on yl through the comple- 
mented form of y l .  Let yz* denote the value, either "0" or "1," of vari- 
able yz. Then at least one input I and one combination of values of 
variables y~ exist for which 
Y~ = fl(yl , y2* * * , Y3 , " "  , Y~ , I )  = ~.  (12)  
Now denote by K the block of 7r which corresponds to the combination 
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y~ y3 • • • y~ , by A the block of ~r* which corresponds to yl = 0, and by 
B the block of * " ~r which corresponds to yl = 1. Further, let a indicate the 
state of M coded by y~ = 0 and yt = y~*, and b indicate the state of M 
coded by y~ = 1 and yz = yt*. Since a = K D A, andb = K N B, from 
(12) we obtain for state a 
Y1 = fl(0, y2*, Y3* * , " "  ,y8 , I )  = 1, 
which means Ia C B, and, for state b, 
Y1 = ft(1, y2*, y3*, " '"  , y~*, I)  = O, 
which means [b C A. Hence, the existence of the NNP of v* with respect 
to ~ contrasts with the assumption that Y1 depends on the complemented 
form of y~, and this proves the sufficiency. For proving the necessity, the 
previous arguments can be reversed, thus showing that if ~r* has not the 
NNP in respect of ~ (that  is, Ia C B and Ib C A are both satisfied), 
Eq. (12) is true for at least one combination * * * Y~ y8 . . -y~ and one in- 
put I .  So the theorem is proved. 
Note that as a consequence of condition (b) of the previous theorem 
n(~r) = 2, since 7r.lr* = 0 and ~r* is binary. Now we denote by (~r* -~ ~r) 
a pair of partitions ~r and ~r satisfying Theorem I, and this pair will be 
called "NNP pair." 
Theorem I refers to sequential machines where outputs are only de- 
pending on internal state. We now consider machines where outputs de- 
pend also on input state, and express in terms of partitions both con- 
ditions (i) and (ii) given in Section I I .  
THEOREM I I .  Let M be a sequential machine which has p states, s = [log2 p] 
internal variables, and the outputs depending both on the internal state and 
the input statel A realization with PFM circuits and s-1 delay elements 
exists for M if and only if the following conditions are verified: 
(a) there is a NNP pair (~r* --+ 7r), and 
( b ) if any two states belonging to the same block of ~r have identical next 
states for the same input I, then for this I they have identical output states. 
Proof: Condition (a) is the necessary and sufficient condition for ob- 
taining a realization with PFM circuits and s-1 delay elements of the 
memory circuit of M, as it is shown by Theorem I. Let (Tr* --~ ~) indi- 
ca tea  NNP pair for machine M, and in a given complete assignment 
which corresponds to this pair denote by y~ the present state variable 
corresponding to ~*. We must now show that condition (ii) in Section I I  
is verified, i.e., the outputs of M do not depend on the changes in y~ if, 
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and only if, condition (b) is satisfied. Let a and b denote two states of a 
block of ~, and Ia and Ib indicate the next states identified by a and b 
and the input I. For any I, if Ia # Ib then variable y cannot change since 
Ia is in the same block of ~r* with a, and [b is in the same block with b. 
If, instead, Ia = Ib, then y~ must change since either Ia is in the same 
block of 7r* with b, or Ib is in the same book of ~r* with a. ~ In this case, 
the outputs of M do not depend on the change in y~ if, and only if, a and 
b have the same output state for input [. 
B. METHOD FOR SELECTING ASSIGNMENTS 
Consider a sequential machine M with p states and s = [log2 p] internal 
variables. Suppose that a partition ~ with SP, n (~r) = 2, and [log2 # (~)] = 
s- i  exists for M. In the present section we shall describe a method for 
constructing for such a partition ~r all the partitions ~r* of the existing 
(r*  -~ ~) pairs for M. If the outputs of M depend only on the internal 
state, then the method is applied to all the partitions that exist for M. If, 
instead, the outputs of M depend also on the input state, the method is 
applied only to the partitions which satisfy condition (b) of Theorem II. 
In either case, this method leads to determining the set of all the internal 
state assignments which realize M with PFM circuits and s-1 delay 
elements. 
Before describing the method, some statements are given. In these 
statements and in the description of the method, if two states must be in 
the same block of ~* then we shall say that we have a condition of identifi- 
cation on 7r*, while we shall say that we have a condition of distinction 
on ~* when two states must be in different blocks of ~*. 
One statement applies to blocks of ~ with only one state: 
I. The blocks of ~r with only one state do not put any condition on 
v*. This is easily seen from the definition for NNP. 
The three statements hat follow apply to blocks of 7r with two states; 
we shall denote by a and b the two states of any of such blocks. 
II. a and b must be distinct in 7r*. This, because ~r*. ~ = 0. 
I I I .  For any input state I, if Ia # Ib then Ia must be in the same 
block of ~r* with a, and Ib in the same block of 7r* with b. In fact, since 
~r has SP, Ia and Ib are states of a block of 7r, and therefore they must be 
distinct in ~-* because ~r*.~r = 0; as we further want that 7r* has NNP 
1 This results from the definition for a part it ion with NNP,  as will be explained 
while discussing statements I I I  and IV in the next section. 
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with respect o ~r, we must identify in ~r* states a and Ia, and b and Ib, 
as it is seen from the definition for NNP. 
IV. For any input state I, if Ia = Ib, this input state does not put any 
condition on re*. This is easily seen from the definition for NNP. 
We recall two general statements concerning partitions. For any 
partition: 
V. If states a and b are in the same block, and so are states b and c, 
then states a and c are in the same block (transitive law). For a binary 
partition: 
VI. If states a and b are distinct, and  so are states b and c, then states 
a and c are in the same block. 
The  method consists of two steps. In the first one we list for the above 
mach ine  3~ r the conditions of identification and distinction any re* must  
satisfy to have the required properties with respect to the given ~, and 
we verify whether  these conditions are contradictory. If they are, the 
process stops, since no ~r* exists. On  the contrary, the second step of the 
method leads to constructing all the existing binary partitions re* of the 
(re* -+ re) pairs. 
First Step. The blocks of 7r with only one state, if they exist, need not 
be considered (statement I). Consider the first block of re with two states, 
say a and b, and write (a; b) to indicate that the two states must be 
distinct in rr* (statement I I).  Then for any I consider states Ia and Ib; 
if Ia ~ Ib, put Ia with a, and Ib with b (statement I I I ) ;  if Ia = Ib, no 
operation is needed (statement IV). When all the input states I have 
been considered, we have a pair of sets of states, say (L'; L ' ) ,  which 
, 
represents the conditions the block of re just considered puts on ~r . 
If the sets of the pair are not disjoint, the conditions are contradictory 
since a state cannot be distinct from itself; then no ~r exists for the 
given re and the process stops. If the sets of the pair are disjoint, the 
process is repeated for the subsequent block of ~r with two states, and 
so on. If the process does not stop, we obtain as many pairs of disjoint 
sets as the blocks of re with two states are. We must now apply the 
L '  L "  transitive law. Let ( h, h ), (Lk, Lk") be any two pairs. If two sets 
of the two pairs are not disjoint, for example, if L~' f) L~' ¢ 4, we must 
identify the states of the sets Lh' and Lk' (statement V) and the states 
of the sets L " L " h and k (statement VI)" then the new pair (Lh' U L~'; 
L~" U Ll~" ) is obtained. Again the sets of the new pair must be disjoint, 
otherwise the process tops. The transitive law is applied until it is not 
possible; if the process does not stop, at the end we may have either 
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(i) a simple pair of disjoint sets, say (L'; L ' ) ,  or (ii) a set of pairs of 
I L f l .  . . disjoint sets, say (L~ ; ~ ), i = 1, 2, • , q, where also all the sets of 
different pairs are disjoint. Thus we have listed all the conditions any 
7r must satisfy, and we have verified that these conditions are not 
contradictory. 
Second Step. Let S be the set of the p states of the machine. In ease 
(i) of the first step, if L r U L" = S, then the only possible partition ~r* 
• c S, then all the possible r* are the is ~ = { L'; L" }, while if L' U L" 
partitioms v* = {A; B} such that A D L' and B D L". In case (ii), all 
• {A; B} such that either A D L~ the possible ~r* are the partitions ~r = 
andB D L ( ' ,o rA  DL( 'andB D L (  for every i (i = 1,2, . . . ,  q). 
C. EXAMPLES 
To illustrate the method eveloped in the previous paragraph, let us 
consider first machines A and B previously defined through the state 
table in Fig. 4 and the output tables in Figs. 10 and 11, respectively. 
These macbines have eight internal states, then s --- 3. From their 
state table it is seen that they have the following partition 7r with SP, 
[log~ # (~r)] = 2, and n(v) = 2: 
~r -- {1,5; 2,6; 3,7; 4,8I. 
If we consider machine A, that is, if the outputs of the machine de- 
pend only on the present state, the method for the construction of 
partitions v is applied to ~r immediately. If machine B is considered, 
that is, if the outputs depend also on the input state, then before apply- 
ing the method we must determine whether 7r satisfies condition (b) of 
Theorem II. Since in the state table the next states which correspond to 
the present states of the pair (3,7) for the input "0" and to the pairs 
(1,5), (2,6), and (4,8) for the input "1" are identical for each pair, 
then in the output table (Fig. 11) the outputs corresponding to the 
present states of any above pair and input must  alse be identical. Since 
this occurs, we  apply the method to ~r, thus obtaining the pairs of sets 
of states (~,,3; ~,7), (~,4; 6,,8), (~,4; 7,,8), and (4-~; 8,,6). This latter 
pair is not considered, as it is identical to the second one, and the other 
pairs reduce, by the transitive law, to pair (1,2,3,4; 5,6,7,8). So It* = 
{1,2,3,4; 5,6,7,8) is the unique partition ~r* for ~r, and machines A 
and B only have the NNP pair (~r* --> @.  Hence, all the assignments 
exploiting this pair (only these) lead to realizing A and B with PFM 
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I1 12 13 
1 5 7 4 
2 6 3 3 
3 5 2 6 
4 I 5 7 
5 2 5 7 
6 3 5 2 
7 4 1 3 
FIG. 14. 
circuits and 2 delay elements. One of these assignments i assignment 
c~ given in Fig. 7. 
Another example is given by the machine described by the state 
table in Fig. 14. Since it has seven internal states, then s = 3; the only 
partition with SP, [log2 #(~r)] = s-l ,  and n(Tr) = 2 is 7r = {5; ~,6; 
1,3; 2,7}. 
If the outputs of the machine depend only on the present state, or if 
they depend also oil the input state but the outputs corresponding to 
the present states of the pair (1,3) for Input I1, to the pair (2,7) for 
input I2, and to pair (4,6) for input I3 are identical for each pair, the 
method for the construction of ~r* is applied to ~r. 
The blocks of ~r with two states produce the distinct pairs (7,1; 6,3), 
(~1,7; 6,2), and ('1,7; 3,2), which by the transitive law reduce to the pair 
( 1,4,7; 2,3,6). Then we obtain the two partitions with NNP with respect 
to ~-: 
*! 
7r = { 1,4,5,7; 2,3,6} 
*H 
~r = { 1,4,7; 2,3,5,6} 
and the two NNP pairs (Tr*' --* 7r) and (Tr*" --* 7r). All and only the 
assignments exploiting these pairs lead to the realization of the machine 
with PFM circuits and two delay elements. 
It must be noticed that when the number p of internal states of a given 
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sequential machine is less than 2 ~, as in this example, to obtain for a 
given assignment the Boolean equations Y~ = fi(y, I ) ,  0~ = ~o/y, I )  
we must fill the "don't care" conditions for the 2 ~ - p internal states 
not in the flow table but implicitly defined by the assignment variables 
(Stearns and Hartmanis, 1961). Theorem I, or Theorem II, assure us 
of the required properties when making transitions for the states in the 
flow table, but it is only with careful filling of the "don't care" conditions 
that the Boolean equations also exhibit these properties. However, 
this can always be done, and in a quite simple way. For instance, let us 
assume that an assignment using the pair (~r*' --~ r)  is chosen for the 
machine in Fig. 14. Let us denote by "8" the extra state defined by a 
three digits assigmnent, and by M the eight states machine defined by 
adding to the state table in Fig. 14 the state "8" leaving all new entries 
blank. The blank entries must be filled so that the pair 
~r*' = {1,4,5,7; 2,3,6,8}, ~r = {5~,8; 4,6; 1,3; 2,7} 
is an NNP pair for M. We see that ~ has a new block with two states, 
that is, the block 5,---8; it is easily seen that the entries for row "8" and 
columns I1, I2 must be filled, respectively, with "2" and "6" (i.e., the 
same next states of the row "5"), and the entry for row "8" and column 
I~ must be filled with "7" or "2." If the outputs of the machine depend 
also on the input state, the "don't care" outputs must also be filled 
carefully, since the new entries must satisfy the condition (b) of Theorem 
H. In the example under consideration, if in the state tables the entries 
for the row "8," columns I1, I2, and I3, have been filled with "2", 
"6", and "7", then in the output able the row "8" must be filled with the 
same entries of the row "5," since "5" and "8" belong to the same block 
of 7r and have the same next state for the three input states. 
IV. REALIZATION WITH THE MINIMUM NUMBER OF 
DELAY ELEMENTS 
To determine the set of internal assignments which minimize the 
number of delay elements for machine realization with PFh/I circuits, 
we shall formulate in terms of partitions the functional conditions (i) 
and (ii) given in Section II  for the existence of an internal assignment 
which leads to a machine realization with s-q delay elements. 
If the outputs of the machine depend only on the internal state, we 
have to consider only condition (i). 
THEOREM III. For a sequential machine M, the outputs of which depend 
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on ly  on the present  state, an  in terna l  ass ignment  lead ing  to a rea l i za t ion  
w i th  PF1V[ c i rcu i ts  and  s -q  de lay  e lements  ex is ts  i f  and  on ly  i f  there are 
for M, q NNP pa i rs  (v~* --> r i ) ,  i = 1, 2, .. - , q, which  sat i s fy  the fo l low-  
ing  cond i t ions  
1. ~r = ~rl + ~r2 + . "  + ~q is  such  that  [log2 ~(~r)] = s -q ;  
2. fo r  every i, i = 1, 2, . . .  , q, we have ~r~ = ~'~1 "~2 . . . . .  ~ i - i "  
~r~+~ . . . . .  ~ . 
P roo f :  Let us assume that  q NNP pairs (~ri* -~ 1ri) exist and satisfy 
conditions 1 and 2. Since the ~r~ are binary partit ions because of the 
NNP pair definition, and [log2 #(Tr)] = s-q ,  we may assign a variable 
yi to each ~r~*, and a set of s-q variables, say {y~}, 1" = q + 1, q + 2, • - • , s, 
to ~r. These variables give a complete assignment for machine M because 
T '*T"  1 "T"  2 . . . . .  7l'q ~ 7r i .~  i 
from condition 2, and 
7ri  " 7r i  ~ 0 
for the NNP pair definition. From relation 2 we have, for every i, the 
correspondence 
7r~--* {yl  , y2 ,  " ' "  , y~- l  , yi+l , " "  , y~}. 
Since the ~r~ have SP, these sets are self-dependent, hen the q sets 
[y l ,  yq+l ,  y~+2, " "  , y~} are self-dependent for every i, i = 1, . . .  , q, 
and so is the set {Yq+l , y~+2 , • "" , y~}. . 
Further,  since each ~r~ has NNP with respect to ~r~, each variable Y~ 
depends on y~ only through its uncomplemented form; then the given 
assignment satisfies condition (i) of Section I I .  Conversely, if an assign- 
ment exists, say y~, y~, . - -  , y~ which satisfies condition (i) of Section 
I I ,  then we have 
(a) a self-dependent set of s -q  variables {y~}, I = q + 1, . . .  , s, 
then a partit ion 7r with SP and [log2 #(tr)] = s -q ,  and 
(b) q self-dependent sets {y~, yq+~, . . . ,  Y~I; then also the q sets 
{y~, y2, - - .  , y~-l, y~,  --" , y~} are self-dependent, and q partit ions ~r4 
with SP and n(~r) = 2 exist; trivially ,r = ~r~ + ~r~ + - - • + ~rq. Denote 
, 
by ~r~ the partit ion corresponding to variable y~. Since variables 
, 
{y~, y~, . . -  , y~} give a complete assignment, hen ~r~ .~r~ = 0; further, 
, 
~r~ has NNP with respect o ~r~ because Y~ depends on y~ only through 
its uncomplemented form. Final ly the relations 
• * * * * 
ql'i ~ T ' '7 t ' l  "7F2 . . . . .  7g i - - l "T r i+t  . . . . .  7t'q 
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1 
2 
3 2 
4 I 
5 6 
3 
Fro. 15. 
are easily deduced from the given correspondences, and the theorem is 
proved. 
Let us now consider a sequential machine M whose outputs depend 
also on the input state; it is not difficult to realize, by the same argu- 
ment as that used in Section II I , A, that condition (ii) of Section I I  
leads to a further condition on the partition ~r of Theorem III, that is, 
3. ~ is such that i f  for an input I, two states belonging to a common block 
of ~r have the same next state, then for this I they also have the same output. 
In the previous section it was shown how to obtain for a given se- 
quential machine the set of all the existing NNP pairs. I t  has now been 
shown that an assignment leading to a realization with PFM circuits 
and s-q delay elements exists if and only if for the given machine there 
exists a set of q NNP pairs which satisfy conditions 1 and 2, and 
if the outputs of the machine depend also on the input state condition 3. 
Then the problem of determining all the assignments which minimize 
the number of delay elements may be reduced to the problem of de- 
termining, in the set of all the NNP pairs, the largest subsets which 
satisfy conditions 1 and 2, and, eventually, 3. 
To give an example, let us consider the machine which has the state 
table shown in Fig. 15; this machine has six internal states, then s = 3. 
For this machine the following partitions with SP, n(Tr) = 2, and 
[log2 #(~)] = 2 exist: 
~rl = {1,3; 4,6; 2; 5} 
~rz = {1,5; 2,6; 3; 4} 
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m = {1,6; 2,3; 4,5}. 
Let  us assume first that  the outputs of the machine depend only on the 
internal state. By  applying to wl the method for the construction of the 
NNP pairs, we obtain (1,4; 3,6); then the following ~rl exist: 
*I ,It 
wl = {i;2,4; 3,5,6}, ~rl = {1,4,5; 2,3,6}, 
:~l/! 
~1 = { 1,4,5,2; 3,6}, ~r *iv = { 1,4; 2,3,5--~}. 
By  applying the method to ~2 we have (1,2; 5,6); then the following 
~2 exist: 
~ = {1 ,2 ,3 ;4 ,~,6} ,  ~-~ = 11,2,4; 3,5 ,6} ,  
~fY!  71.~ f.v ~2 = { 1,2,3,4; 5,6}, = { 1,2; 3,4,5,6}. 
For m the first block gives the pair (1,2,4; 3,5,6); the second block 
gives the pair (1~;  3,2,6), where the conditions on ~ are contra- 
dictory, hence the process stops, and no m exists. 
Since ~ = vl + ~2 = {1,3,5; 2 -~} satisfies [log2 #(~r)] = 1, and 
* t  
~1 = 71"" ~2 , 
71" 2 = 71" "71" 1 , 
*" -+ ~rl) and (v~'  --~ ~r2) satisfy Theorem I I I  then the two NNP pairs ~1 
, fY 
for the case q = 2. Then an assignment exploiting the part it ions r~ , 
.r 
~r~ , and ~r leads to a machine realization with one delay element. 
l I 
1 
0 
1 
1 
0 
0 
I1 ]2 
1 0 I 
2 1 0 
3 0 1 
4 1 I 
0 5 i 0 
I 6 0 I 
(a) (b) 
FIG. 16. Two different output tables for the machine in Fig. 15 
250 GEILtrCE AND GESTRI 
Ass. ~' I input ass. 
Y~ Y2 Y3 X o X 
1---~0 0 0 101--~-0 1 
2---"-1 1 0 Io2---""0 0 
3- - " -0  1 .0 J - --"-1 1 '1 
4- - ' "1  0 1 12 - - - '1  0 
5~0 0 1 
6- - ' -1  1 1 
FIO. 17. Assignments for the machine in Fig. 15 
It  is easily seen that only the two NNP pairs given above satisfy the 
conditions of Theorem III ,  and that no possibility of further eduction in 
the number of delay elements exists. 
Let us now consider the case when the outputs of the machine de- 
pend also on the input state. In this case we must verify, before applying 
the method to ~rl, whether the outputs corresponding to the present 
states of the pair (1,3) for input I1, and those corresponding to the 
present states of the pair (4, 6) for input I2 are identical for each pair; 
if they are not, the method cannot be applied to ~r~. Similarly, for ~r2 
we have to examine the outputs corresponding to the internal states 
1 and 5 for input I2, and those corresponding to the internal states 2 
and 6 for input I1. 
As an example, the output able of Fig. 16(a) shows that both ~r~ and 
~ satisfy the conditions given for the outputs; then the method is 
, t! 
applied to ~1 and ~r2 as above, and the two NNP pairs (~rl --~ ~rl) and 
(~r*' --+ 7r2) are determined. Then an assignment 3' that exploits parti- 
, t !  , t  tions ~rl , 7r2 , and ~r leads to a machine realization with one delay 
element; such an assignment is given in Fig. 17 together with the input 
assignment. The Boolean equations for this assignment, obtained with 
an appropriate filling of the "don't care" conditions as explained at the 
end of Section III, are reported in Fig. 18; the same figure shows the 
corresponding realization. 
The output table in Fig. 16(b) shows that ~r~ satisfies the given con- 
ditions, while ~r2 does not. Then the method is applied only to 7rl, and 
we have only the four NNP pairs (Tr*' --+ 7rl), (Tr*" ~ 7rl), (Ir~'" -+ ~rl), 
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X 0 -- 
X 0 • 
X = 
X 0 o 
Iy 
XO 
o 
y2[ ~ Z2 
xo.  
Xe Z3 
Y3 Y3 
C oO 
Y~ : ~o y~ + Xo ~+ y~ ~ 
Y2 = xo Y2 + x Y2 + xo x ~ + 2~ Y2 
Y3 : Xo Y~+ Y3 zd+xo ~ ~d+ ~ Y3 
O:×oX 2~z~ + XoX z~+ Xo ~ ~+ xo ~ z~z~ 
FIG. 18. Realization with PFM circuits obtained by assignment ~/ 
and (~r *iv --~ 7rl) ; no possibility of realization with less than two delay 
elements exists. 
CONCLUSIONS AND COMMENTS 
We have discussed a general method for selecting all the state assign- 
ments which minimize the number of delay elements in sequential 
machines realized with PF1V[ circuits. The method is based on the 
selection of those NNP pairs which satisfy certain conditions. As it has 
been noted in Section II, the condition (i) and the modified condition 
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(ii) also are sufficient conditions to realize a Moore- or Mealy type 
synchronous machine where q delay elements can be eliminated in feed- 
back paths. Thus the method we have presented in this paper can also 
be used for reducing the number of delay elements in such machines. 
A more general method for such machines will be discussed in another 
paper. 
Up to now state assignments have been selected only for reducing 
combinational e ements in the machines, and this has been made by 
Hartmanis (1961) through a method based on the selection of parti- 
tions with SP. Observe now that since each NNP pair contains a parti- 
tion with SP, the assignments obtained by our method can also reduce 
combinational e ements. Nevertheless for a given machine Hartmanis' 
method leads, in general, to selecting those assignments which involve 
fewer combinational e ements but more delay elements than those re- 
quired by our method. 
In designing a sequential machine, we have to tackle the problem of 
reducing the cost of the machine by the choice of appropriate internal 
codes. This can be done by comparing the cost of one logical component 
(e.g., one diode) with the cost of one delay element, and then by choosing 
the assignment which gives the solution with lower cost. 
As an example we refer to the electronic design of machines realized 
with PFM circuits. Denoth, Gerace, and Maestrini (1966) have dis- 
cussed the electronic design of two "sequential modules" from which 
such machines can be constructed, and which can operate at a maximum 
rate of 20 Mc/s. From this realization it results that the cost of one 
delay element matches the cost of several logical components (diodes). 
Then, in this case, it seems convenient above all to determine those 
assignments, if any, which reduce the number of delay elements. 
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